Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Contact techniques and configurations for reducing parasitic resistance in nanowire transistors

Contact techniques and configurations for reducing parasitic resistance in nanowire transistors

US Patent 9461141 · Granted Oct 4, 2016

Estimated economic value: $11,494,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nanowire transistor fabrication with hardmask layers2025
Staggered vertically spaced integrated circuit line metallization with different2025
Capacitor with dual dielectric layers2025
Dielectric sidewall features for tuning thin film transistor (TFT) parasitics2025
Subtractively patterned interconnect structures for integrated circuits2025
Punch-through interconnect feature to couple upper electrodes of capacitors of m2025
Gate-to-gate isolation for stacked transistor architecture via non-selective die2025
Trench-based quantum dot devices with conductive liners2025
Integrating embedded memory with logic interconnects2025
Method of forming capacitors through wafer bonding2025
Plug and recess process for dual metal gate on stacked nanoribbon devices2025
Conductive contacts wrapped around epitaxial source or drain regions2025