Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-level tracking of in-use state of cache lines

Multi-level tracking of in-use state of cache lines

US Patent 9348591 · Granted May 24, 2016

Estimated economic value: $13,693,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Region aware delta prefetcher2025
Device, method, and system to facilitate improved bandwidth of a branch predicti2025
Code prefetch instruction2025
De-prioritizing speculative code lines in on-chip caches2025
Using a next fetch predictor circuit with short branches and return fetch groups2025
Next fetch prediction using history2025
Systems and methods of instructions to accelerate multiplication of sparse matri2025
Trace cache with filter for internal control transfer inclusion2025
Mobile terminal2025
Apparatuses and methods for speculative execution side channel mitigation2025
Apparatuses and methods for a processor architecture2024
Rotate instructions that complete execution either without writing or reading fl2024