Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for forming contact landing regions in split-gate non-volatile memory (NVM) cell arrays

Methods for forming contact landing regions in split-gate non-volatile memory (NVM) cell arrays

US Patent 9331092 · Granted May 3, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Staggered read recovery for improved read window budget in a three dimensional (2025
Method of forming high-voltage transistor with thin gate poly2024
Method of forming high-voltage transistor with thin gate poly2023
Resistance reduction for word lines in memory arrays2023
Fingered capacitor with low-k and ultra-low-k dielectric layers2022
Embedded non-volatile memory device and fabrication method of the same2020
Fingered capacitor with low-K and ultra-low-K dielectric layers2020
Gated diode having fingers with elevated gates2020
Split-gate flash cell formed on recessed substrate2019
Method of forming high-voltage transistor with thin gate poly2019
Methods and structures for a split gate memory cell structure2018
Methods and structures for a split gate memory cell structure2018