Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Yield enhancement for stacked chips through rotationally-connecting-interposer

Yield enhancement for stacked chips through rotationally-connecting-interposer

US Patent 9151781 · Granted Oct 6, 2015

Estimated economic value: $5,963,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Enhanced linerless vias2025
Semiconductor structure with backside metallization layers2025
Method and structure of forming sidewall contact for stacked FET2025
Stressed material within gate cut region2025
Stacked FETS including devices with thick gate oxide2025
Stacked FET contact formation2025
Vertical silicon Josephson Junction device for qubit applications2025
CPP-agnostic source-drain contact formation for gate-all-around devices with die2025
Phase change memory gaps2025
Lawn mower2024
Lawn mower2024
Wrap-around contact for nanosheet device2024