Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Robust memory link testing using memory controller

Robust memory link testing using memory controller

US Patent 8868992 · Granted Oct 21, 2014

Estimated economic value: $23,195,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Two-stage cache partitioning2025
Techniques for command bus training to a memory device2025
Techniques for duty cycle correction2025
Fast self-refresh exit power state2025
Apparatus and method to increase effective capacitance with layout staples2025
Techniques for command bus training to a memory device2024
Training for chip select signal read operations by memory devices2024
Techniques for duty cycle correction2024
Memory command that specifies one of multiple possible write data values where t2023
Techniques for command bus training to a memory device2023
Technologies for performing macro operations in memory2023
Redundant cache-coherent memory fabric2023