| 10198333 |
Test, validation, and debug architecture |
Mark B. Trobough, Keshavan Tiruvallur, Chinna Prudvi, Christian Iovin, David W. Grawrock +37 more |
2019-02-05 |
| 8868992 |
Robust memory link testing using memory controller |
Bryan L. Spry, Theodore Z. Schoenborn, Philip Abraham, Christopher P. Mozak, David G. Ellis +6 more |
2014-10-21 |
| 7590504 |
Graphical user interface for creation of IBIST tests |
James Ernest Chorn, Thomas Green Hudiburgh, Edward Keith Simpson |
2009-09-15 |
| 7562274 |
User data driven test control software application the requires no software maintenance |
James Ernest Chorn, Thomas Green Hudiburgh, Edward Keith Simpson, Walter Michael Coldewey |
2009-07-14 |
| 7536267 |
Built-in self test for memory interconnect testing |
David J. Zimmerman |
2009-05-19 |
| 7464307 |
High performance serial bus testing methodology |
Mike Wiznerowicz, David G. Ellis, Richard Glass, Andrew Martwick, Theodore Z. Schoenborn |
2008-12-09 |
| 7437643 |
Automated BIST execution scheme for a link |
Rahul Khanna, Mohan J. Kumar |
2008-10-14 |
| 7155370 |
Reusable, built-in self-test methodology for computer systems |
— |
2006-12-26 |
| 7047458 |
Testing methodology and apparatus for interconnects |
Sean R. Babcock |
2006-05-16 |
| 6826100 |
Push button mode automatic pattern switching for interconnect built-in self test |
David G. Ellis, Bruce Querbach, Amjad Khan, Sean R. Babcock, Eric S. Gayles +1 more |
2004-11-30 |