{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Intel", "item": "https://www.patentleaderboard.com/company/intel"}, {"@type": "ListItem", "position": 3, "name": "Jayasekhar Tholiyil", "item": "https://www.patentleaderboard.com/inventor/fl:ja_ln:tholiyil-1"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
JT

Jayasekhar Tholiyil — 3 Patents

Intel: 3 patents #10,444 of 30,777Top 35%
Portland, OR: #3,796 of 9,213 inventorsTop 45%
Oregon: #10,287 of 28,073 inventorsTop 40%
Overall (All Time): #1,328,092 of 4,157,543Top 35%
3 Patents All Time
Jayasekhar Tholiyil has been granted 3 US patents while listed as an inventor at Intel. The first was granted in 2014 and the most recent in October 2020. Jayasekhar Tholiyil ranks #1,328,092 of 4,157,543 US inventors in our database (top 31.9%). Patent records list Jayasekhar Tholiyil in Portland, OR, US.

Patents per Year

Patents granted per year, 2014 to 2020Bar chart with a peak of 1 patents in 2014.peak 12014: 1 patents20142019: 1 patents20192020: 1 patents2020

Issued Patents All Time

Showing 1–3 of 3 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
10802903 Logging errors in error handling devices in a system Sivakumar Radhakrishnan, Malay Trivedi, Erik A. McShane, Roger Liu, Mahesh S. Natu 2020-10-13 $29,561,000
10496565 Micro-architectural techniques to minimize companion die firmware loading times in a server platform Anand K. Enamandram, Sivakumar Radhakrishnan, Tina C. Zhong, Malay Trivedi 2019-12-03 $19,496,000
8868992 Robust memory link testing using memory controller Bryan L. Spry, Theodore Z. Schoenborn, Philip Abraham, Christopher P. Mozak, David G. Ellis +6 more 2014-10-21 $23,195,000