Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamic fault detection and repair in a data communications mechanism

Dynamic fault detection and repair in a data communications mechanism

US Patent 8767531 · Granted Jul 1, 2014

Estimated economic value: $3,868,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Calibrating a quadrature receive serial interface2024
Low-latency deserializer having fine granularity and defective-lane compensation2024
Apparatus and related method to synchronize operation of serial repeater2022
Reducing latency of memory read operations returning data on a read data path ac2021
Staged power on/off sequence at the I/O phy level in an interchip interface2021
Reducing chip latency at a clock boundary by reference clock phase adjustment2020
Reducing latency of memory read operations returning data on a read data path ac2020
Built-in self-test for receiver channel2020
Double data rate (DDR) memory read latency reduction2018
Power reduction in a parallel data communications interface using clock resynchr2017
Efficient calibration of a low power parallel data communications channel2017
System interconnect dynamic scaling handshake using spare bit-lane2017