Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Built-in self-test for receiver channel

Built-in self-test for receiver channel

US Patent 10608763 · Granted Mar 31, 2020

Estimated economic value: $1,667,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Calibrating a quadrature receive serial interface2024
Low-latency deserializer having fine granularity and defective-lane compensation2024
Self-contained built-in self-test circuit with phase-shifting abilities for high2023
Built-in-self-test and characterization of a high speed serial link receiver2022
Reducing latency of memory read operations returning data on a read data path ac2021
Staged power on/off sequence at the I/O phy level in an interchip interface2021
Reducing chip latency at a clock boundary by reference clock phase adjustment2020
Reducing chip latency at a clock boundary by reference clock phase adjustment2020
Reducing latency of memory read operations returning data on a read data path ac2020
Double data rate (DDR) memory read latency reduction2018
Power reduction in a parallel data communications interface using clock resynchr2017
Power reduction in a parallel data communications interface using clock resynchr2016