Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Staged power on/off sequence at the I/O phy level in an interchip interface

Staged power on/off sequence at the I/O phy level in an interchip interface

US Patent 10901936 · Granted Jan 26, 2021

Estimated economic value: $1,788,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multicomponent module design and fabrication2025
Multi-phase clock generation circuit with digital calibration2025
Multicomponent module design and fabrication2025
Dense via pitch interconnect to increase wiring density2025
Communication systems for power supply noise reduction2024
Phase aligning and calibrating clocks from one phase lock loop (PLL) for a two-c2024
Communication systems for power supply noise reduction2024
Quadrature circuit interconnect architecture with clock forwarding2024
Calibrating a quadrature receive serial interface2024
Calibrating a quadrature receive serial interface2024
Low-latency deserializer having fine granularity and defective-lane compensation2024
Dual duty cycle correction loop for a serializer/deserializer (SerDes) transmitt2023