Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual duty cycle correction loop for a serializer/deserializer (SerDes) transmitter output

Dual duty cycle correction loop for a serializer/deserializer (SerDes) transmitter output

US Patent 11804828 · Granted Oct 31, 2023

Estimated economic value: $8,788,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Orthogonal impedance tuning and feed forward equalization for segmented multiple2025
Orthogonal impedance tuning and feed forward equalization for segmented multiple2025
Multicomponent module design and fabrication2025
Multi-phase clock generation circuit with digital calibration2025
Multi-phase clock generation circuit with digital calibration2025
Multicomponent module design and fabrication2025
Thermally coupled aware device placement2025
Dense via pitch interconnect to increase wiring density2025
Communication systems for power supply noise reduction2024
Communication systems for power supply noise reduction2024
Phase aligning and calibrating clocks from one phase lock loop (PLL) for a two-c2024
Communication systems for power supply noise reduction2024