Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reducing chip latency at a clock boundary by reference clock phase adjustment

Reducing chip latency at a clock boundary by reference clock phase adjustment

US Patent 10771068 · Granted Sep 8, 2020

Estimated economic value: $3,136,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cross-layer power optimization of program code and/or software architecture2025
Calibrating a quadrature receive serial interface2024
Low-latency deserializer having fine granularity and defective-lane compensation2024
Host synchronized autonomous data chip address sequencer for a distributed buffe2023
Host synchronized autonomous data chip address sequencer for a distributed buffe2023
Host synchronized autonomous data chip address sequencer for a distributed buffe2023
Self-contained built-in self-test circuit with phase-shifting abilities for high2023
Address/command chip controlled data chip address sequencing for a distributed m2023
Address/command chip controlled data chip address sequencing for a distributed m2023
Address/command chip controlled data chip address sequencing for a distributed m2023
Built-in-self-test and characterization of a high speed serial link receiver2022
Packeted protocol device test system2022