Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Reducing latency of memory read operations returning data on a read data path across multiple clock boundaries, to a host implementing a high speed serial interface

US Patent 11099601 · Granted Aug 24, 2021

Estimated economic value: $4,861,000

Assignee

Inventors

View full patent text on Google Patents →