Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Reducing latency of memory read operations returning data on a read data path across multiple clock boundaries, to a host implementing a high speed serial interface

US Patent 10698440 · Granted Jun 30, 2020

Estimated economic value: $3,003,000

Assignee

Inventors

View full patent text on Google Patents →