Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for generating a user interface for timing budget analysis of integrated circuit designs

Methods for generating a user interface for timing budget analysis of integrated circuit designs

US Patent 8745560 · Granted Jun 3, 2014

Estimated economic value: $7,552,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Searching listings for reservations2025
Representing listings for reservations on map2025
Method, system, and computer program product for implementing prototyping and fl2017
Machine readable products for single pass parallel hierarchical timing closure o2015
Machine readable products for single pass parallel hierarchical timing closure o2015
Multi-phase models for timing closure of integrated circuit designs2015
Methods, systems, and articles of manufacture for implementing full-chip optimiz2015
Methods, systems, and articles of manufacture for synchronous hierarchical imple2015
Circuit design system and method of generating hierarchical block-level timing c2015
Timing budgeting of nested partitions for hierarchical integrated circuit design2015
Methods for single pass parallel hierarchical timing closure of integrated circu2015
Methods for single pass parallel hierarchical timing closure of integrated circu2015