Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Timing budgeting of nested partitions for hierarchical integrated circuit designs

Timing budgeting of nested partitions for hierarchical integrated circuit designs

US Patent 8977995 · Granted Mar 10, 2015

Estimated economic value: $5,227,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automatically updating communication maps used to detect and remediate validatio2025
Motion planning for autonomous vehicle driving using vehicle-to-infrastructure c2025
Graph search device, graph search system, and graph search method2025
Enhanced interactive features for a video presentation system2025
Steering lateral precision control combining infrastructure and vehicle intellig2025
Automatic event capturing for autonomous vehicle driving2025
Method and apparatus for improper power supply detection2025
Natural language processing machine learning frameworks trained using multi-task2025
Voltage source converter switching valve with dynamic target voltage2025
System and method for automatic fault detection in an electronic design2025
System and method for wireless media streaming from television receiver2025
Systems, devices and methods related to design and production of active noise ca2025