Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods, systems, and articles of manufacture for implementing full-chip optimization with reduced physical design data

Methods, systems, and articles of manufacture for implementing full-chip optimization with reduced physical design data

US Patent 9141740 · Granted Sep 22, 2015

Estimated economic value: $7,151,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method, system, and computer program product for implementing prototyping and fl2017
Multi-instantiated block timing optimization2017
Method and apparatus for master-clone optimization during circuit analysis2017
Machine readable products for single pass parallel hierarchical timing closure o2015
Multi-phase models for timing closure of integrated circuit designs2015
Methods, systems, and articles of manufacture for synchronous hierarchical imple2015
Reverse interface logic model for optimizing physical hierarchy under full chip 2015
Circuit design system and method of generating hierarchical block-level timing c2015
Timing budgeting of nested partitions for hierarchical integrated circuit design2015
Methods for single pass parallel hierarchical timing closure of integrated circu2015
Methods, systems, and articles of manufacture for synchronous hierarchical imple2014
Methods for generating a user interface for timing budget analysis of integrated2014