Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CET and gate current leakage reduction in high-k metal gate electrode structures by heat treatment after diffusion layer removal

CET and gate current leakage reduction in high-k metal gate electrode structures by heat treatment after diffusion layer removal

US Patent 8735240 · Granted May 27, 2014

Estimated economic value: $1,638,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Buffer-based update of state data2020
Ferro-FET device with buried buffer/ferroelectric layer stack2018
NVM device in SOI technology and method of fabricating an according device2018
Semiconductor circuit element2018
Buffer-based update of state data2018
Method of manufacturing a semiconductor wafer having an SOI configuration2017
Methods of forming a semiconductor circuit element and semiconductor circuit ele2017
Method including a formation of a control gate of a nonvolatile memory cell and 2017
Integrated circuits with varying gate structures and fabrication methods2017
Fabrication methods facilitating integration of different device architectures2017
Method of forming a gate mask for fabricating a structure of gate lines2016
Methods for fabricating integrated circuits with isolation regions having unifor2016