Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for fabricating integrated circuits with isolation regions having uniform step heights

Methods for fabricating integrated circuits with isolation regions having uniform step heights

US Patent 9508588 · Granted Nov 29, 2016

Estimated economic value: $4,439,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ferro-FET device with buried buffer/ferroelectric layer stack2018
NVM device in SOI technology and method of fabricating an according device2018
Semiconductor circuit element2018
Methods of forming a semiconductor circuit element and semiconductor circuit ele2017
Method including a formation of a control gate of a nonvolatile memory cell and 2017
Method of forming a gate mask for fabricating a structure of gate lines2016
Methods of forming a semiconductor circuit element and semiconductor circuit ele2016
Semiconductor device with field-inducing structure2016
Methods for fabricating FinFET integrated circuits using laser interference lith2015
Methods for fabricating integrated circuits with fully silicided gate electrode 2015
FinFET method comprising high-K dielectric2015
Method of forming a material layer in a semiconductor structure2015