Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of manufacturing a semiconductor wafer having an SOI configuration

Method of manufacturing a semiconductor wafer having an SOI configuration

US Patent 9842762 · Granted Dec 12, 2017

Estimated economic value: $9,503,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Field-effect transistors with a grown silicon-germanium channel2020
Methods for etching dielectric materials in the fabrication of integrated circui2015
Method of forming a material layer in a semiconductor structure2015
Superior integrity of a high-K gate stack by forming a controlled undercut on th2015
Methods of forming a semiconductor device by performing a wet acid etching proce2014
CET and gate current leakage reduction in high-k metal gate electrode structures2014
Method of forming a semiconductor structure including a wet etch process for rem2014
Methods for PFET fabrication using APM solutions2014
Methods for pFET fabrication using APM solutions2014
Methods of controlling the etching of silicon nitride relative to silicon dioxid2013
Maintaining integrity of a high-K gate stack by passivation using an oxygen plas2013
Uniform high-k metal gate stacks by adjusting threshold voltage for sophisticate2013