Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for scheduling BIST routines

Method and apparatus for scheduling BIST routines

US Patent 8499208 · Granted Jul 30, 2013

Estimated economic value: $10,271,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Snoop filter with disaggregated vector table2025
Treating main memory as a collection of tagged cache lines for trace logging2025
Systems and methods for managing dirty data2025
Cache-line retention hint information for conditional write instruction2025
Incremental network intent provisioning2025
Method, apparatus, and system for storing memory encryption realm key IDs2024
Efficiently replacing software breakpoint instructions in processor-based device2024
Process dedicated in-memory translation lookaside buffers (TLBs) (mTLBs) for aug2024
Incremental network intent provisioning2024
Tracking memory block access frequency in processor-based devices2024
Obsoleting values stored in registers in a processor based on processing obsoles2023
Obsoleting values stored in registers in a processor based on processing obsoles2023