Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Treating main memory as a collection of tagged cache lines for trace logging

Treating main memory as a collection of tagged cache lines for trace logging

US Patent 12411774 · Granted Sep 9, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processor support for using cache way-locking to simultaneously record plural ex2025
Physical memory address omission or obfuscation within an execution trace2025
Cache-line retention hint information for conditional write instruction2025
Logging cache line lifetime hints when recording bit-accurate trace2025
Recording a cache coherency protocol trace for use with a separate memory value 2025
Memory address compression within an execution trace2025
Recording a memory value trace for use with a separate cache coherency protocol 2025
Memory page markings as logging cues for processor-based execution tracing2024
Cross-thread memory indexing in time-travel debugging traces2024
Method, apparatus, and system for storing memory encryption realm key IDs2024
Using entropy to prevent inclusion of payload data in code execution log data2024
Efficiently replacing software breakpoint instructions in processor-based device2024