Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fully X-tolerant, very high scan compression scan test systems and techniques

Fully X-tolerant, very high scan compression scan test systems and techniques

US Patent 8464115 · Granted Jun 11, 2013

Estimated economic value: $3,959,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Validating test patterns ported between different levels of a hierarchical desig2025
Distributed test pattern generation and synchronization2025
Multi-cycle test generation and source-based simulation2025
Multi-cycle test generation and source-based simulation2025
Multiple clock and clock cycle selection for x-tolerant logic built in self test2024
Multiple clock and clock cycle selection for x-tolerant logic built in self test2024
Per-shift X-tolerant logic built-in self-test2022
Per-shift X-tolerant logic built-in self-test2022
Controlling clocks and resets in a logic built in self-test2021
Reducing X-masking effect for linear time compactors2021
Reducing X-masking effect for linear time compactors2021
Increasing compression by reducing padding patterns2019