Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multiple clock and clock cycle selection for x-tolerant logic built in self test (XLBIST)

Multiple clock and clock cycle selection for x-tolerant logic built in self test (XLBIST)

US Patent 12117488 · Granted Oct 15, 2024

Estimated economic value: $112,035,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Distributed test pattern generation and synchronization2025
Multi-cycle test generation and source-based simulation2025
Multi-cycle test generation and source-based simulation2025
Per-shift X-tolerant logic built-in self-test2022
Per-shift X-tolerant logic built-in self-test2022
Reducing X-masking effect for linear time compactors2021
Reducing X-masking effect for linear time compactors2021
Increasing compression by reducing padding patterns2019
Increasing compression by reducing padding patterns2019
Diagnosis and debug with truncated simulation2016
Diagnosis and debug with truncated simulation2016
Diagnosis and debug using truncated simulation2015