Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Diagnosis and debug using truncated simulation

Diagnosis and debug using truncated simulation

US Patent 9171123 · Granted Oct 27, 2015

Estimated economic value: $3,619,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Validating test patterns ported between different levels of a hierarchical desig2025
Distributed test pattern generation and synchronization2025
Scan chain formation for improving chain resolution2025
Multi-cycle test generation and source-based simulation2025
Multi-cycle test generation and source-based simulation2025
Multiple clock and clock cycle selection for x-tolerant logic built in self test2024
Multiple clock and clock cycle selection for x-tolerant logic built in self test2024
Testable time-to-digital converter2024
Single-pass diagnosis for multiple chain defects2023
Localization of multiple scan chain defects per scan chain2023
Per-shift X-tolerant logic built-in self-test2022
Per-shift X-tolerant logic built-in self-test2022