Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Validating test patterns ported between different levels of a hierarchical design of an integrated circuit

Validating test patterns ported between different levels of a hierarchical design of an integrated circuit

US Patent 12352811 · Granted Jul 8, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamically configurable system-on-chip network2025
Reformatting scan patterns in presence of hold type pipelines2023
Packetized power-on-self-test controller for built-in self-test2023
Layout-aware test pattern generation and fault detection2022
Controlling clocks and resets in a logic built in self-test2021
Controlling clocks and resets in a logic built in self-test2021
Automatic testbench generator for test-pattern validation2021
Automatic testbench generator for test-pattern validation2021
Coating systems, use thereof for coating components and thus coated components f2020
Coating systems, use thereof for coating components and thus coated components f2020
Coating systems, use thereof for coating components and components coated therew2020
Layout-aware test pattern generation and fault detection2019