Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Controlling clocks and resets in a logic built in self-test

Controlling clocks and resets in a logic built in self-test

US Patent 11132484 · Granted Sep 28, 2021

Estimated economic value: $89,414,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamically configurable system-on-chip network2025
Validating test patterns ported between different levels of a hierarchical desig2025
Validating test patterns ported between different levels of a hierarchical desig2025
Packetized power-on-self-test controller for built-in self-test2023
Layout-aware test pattern generation and fault detection2022
Layout-aware test pattern generation and fault detection2019
Two-level compression through selective reseeding2015
Fully X-tolerant, very high scan compression scan test systems and techniques2014
Fully X-tolerant, very high scan compression scan test systems and techniques2013
Fully X-tolerant, very high scan compression scan test systems and techniques2011
Increasing scan compression by using X-chains2011
Dynamically reconfigurable shared scan-in test architecture2011