{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method for preparing for and formally verifying a modified integrated circuit design", "item": "https://www.patentleaderboard.com/patent/8429580"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for preparing for and formally verifying a modified integrated circuit design

Method for preparing for and formally verifying a modified integrated circuit design

US Patent 8429580 · Granted Apr 23, 2013

Estimated economic value: $50,604,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Generating test benches for pre-silicon validation of retimed complex IC designs2015
Funnel shifter implementation2014
One-of-n N-nary logic implementation of a storage cell2013
Method for piecewise hierarchical sequential verification2013
Method for piecewise hierarchical sequential verification2013
Method for preparing re-architected designs for sequential equivalence checking2013
Thread priority method for ensuring processing fairness in simultaneous multi-th2013
Method for manipulating and repartitioning a hierarchical integrated circuit des2013
Generating test benches for pre-silicon validation of retimed complex IC designs2012
Method and apparatus for thread priority control in a multi-threaded processor b2012
Method and apparatus for inhibiting fetch throttling when a processor encounters2011
Generating test benches for pre-silicon validation of retimed complex IC designs2011