Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for preparing re-architected designs for sequential equivalence checking

Method for preparing re-architected designs for sequential equivalence checking

US Patent 8443319 · Granted May 14, 2013

Estimated economic value: $74,979,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Generating test benches for pre-silicon validation of retimed complex IC designs2015
Method for piecewise hierarchical sequential verification2013
Method for preparing for and formally verifying a modified integrated circuit de2013
Generating test benches for pre-silicon validation of retimed complex IC designs2012
Generating test benches for pre-silicon validation of retimed complex IC designs2011
Circuit design verification tool and method therefor using maxwell's equations2000
Method for verifying protocol conformance of an electrical interface1999