{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "One-of-n N-nary logic implementation of a storage cell", "item": "https://www.patentleaderboard.com/patent/8482315"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › One-of-n N-nary logic implementation of a storage cell

One-of-n N-nary logic implementation of a storage cell

US Patent 8482315 · Granted Jul 9, 2013

Estimated economic value: $80,491,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory bit cell for in-memory computation2025
Scan chain analysis using predefined capture signature2025
System control using sparse data2024
Data pattern based cache management2024
System control using sparse data2023
Data pattern based cache management2023
Data pattern based cache management2022
System control using sparse data2022
Level shifter with isolation on both input and output domains with enable from b2020
Output signal control during retention mode operation2020
System control using sparse data2020
Flop circuit with integrated clock gating circuit2019