Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Technique for exposing a placeholder material in a replacement gate approach by modifying a removal rate of stressed dielectric overlayers

Technique for exposing a placeholder material in a replacement gate approach by modifying a removal rate of stressed dielectric overlayers

US Patent 8357575 · Granted Jan 22, 2013

Estimated economic value: $2,344,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Field-effect transistors with a grown silicon-germanium channel2020
Short-channel NFET device2018
Integrated circuits and methods of forming the same with effective dummy gate ca2018
Method of manufacturing a semiconductor wafer having an SOI configuration2017
Short-channel nFET device2017
Methods for etching dielectric materials in the fabrication of integrated circui2015
Superior integrity of a high-K gate stack by forming a controlled undercut on th2015
Mol insitu Pt rework sequence2014
Methods of forming a semiconductor device by performing a wet acid etching proce2014
Semiconductor device comprising a capacitor formed in the metallization system b2014
Multiple gate transistor having homogenously silicided fin end portions2014
Replacement gate approach for high-k metal gate stacks by using a multi-layer co2014