Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Stress engineering in a contact level of semiconductor devices by stressed conductive layers and an isolation spacer

Stress engineering in a contact level of semiconductor devices by stressed conductive layers and an isolation spacer

US Patent 8338284 · Granted Dec 25, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of forming a semiconductor device and according semiconductor device2017
Semiconductor device comprising contact structures with protection layers formed2017
Methods for forming protection layers on sidewalls of contact etch stop layers2016
Metallization system of a semiconductor device including metal pillars having a 2016
Tensile nitride profile shaper etch to provide void free gapfill2015
Integrated circuits with close electrical contacts and methods for fabricating t2015
Semiconductor fuses in a semiconductor device comprising metal gates2015
Method for selectively removing a spacer in a dual stress liner approach2015
Multi-step deposition of a spacer material for reducing void formation in a diel2015
Multi-step deposition of a spacer material for reducing void formation in a diel2015
Buried sublevel metallizations for improved transistor density2015
Enhancing integrity of a high-K gate stack by protecting a liner at the gate bot2015