Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Enhancing integrity of a high-K gate stack by protecting a liner at the gate bottom during gate head exposure

Enhancing integrity of a high-K gate stack by protecting a liner at the gate bottom during gate head exposure

US Patent 8932930 · Granted Jan 13, 2015

Estimated economic value: $1,493,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

IC structure with MFMIS memory cell and CMOS transistor2025
Structures for a ferroelectric field-effect transistor and related methods2024
Structure including a cross-bar router and method2024
Semiconductor devices having silicon/germanium active regions with different ger2021
Semiconductor devices including Si/Ge active regions with different Ge concentra2019
Transistor element including a buried insulating layer having enhanced functiona2019
Communicating optical signals between stacked dies2019
Flash memory device2019
Semiconductor devices and manufacturing techniques for reduced aspect ratio of n2019
Methods of forming a gate cap layer above a replacement gate structure2019
Ferro-FET device with buried buffer/ferroelectric layer stack2018
Methods for forming integrated circuits that include a dummy gate structure2018