Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Etch stop layer of reduced thickness for patterning a dielectric material in a contact level of closely spaced transistors

Etch stop layer of reduced thickness for patterning a dielectric material in a contact level of closely spaced transistors

US Patent 8097542 · Granted Jan 17, 2012

Estimated economic value: $6,179,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Variable-speed drive for single-phase asynchronous motors2025
Multi-step deposition of a spacer material for reducing void formation in a diel2015
Oxide deposition by using a double liner approach for reducing pattern density d2014
Sacrificial spacer approach for differential source/drain implantation spacers i2014
Semiconductor device including a hybrid metallization layer stack for enhanced m2014
Method of forming a field effect transistor2013
Threshold adjustment for MOS devices by adapting a spacer width prior to implant2013
SOI semiconductor device comprising substrate diodes having a topography toleran2013
Contacts and vias of a semiconductor device formed by a hard mask and double exp2012
Enhancing transistor characteristics by a late deep implantation in combination 2012
Technique for providing stress sources in transistors in close proximity to a ch2012
Drive current adjustment for transistors by local gate engineering2012