Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Sacrificial spacer approach for differential source/drain implantation spacers in transistors comprising a high-k metal gate electrode structure

Sacrificial spacer approach for differential source/drain implantation spacers in transistors comprising a high-k metal gate electrode structure

US Patent 8709902 · Granted Apr 29, 2014

Estimated economic value: $5,122,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Device including a floating gate electrode and a layer of ferroelectric material2022
Three-dimensional transistor with improved channel mobility2019
NVM device in SOI technology and method of fabricating an according device2018
Ferroelectric FinFET2018
Semiconductor-on-insulator wafer, semiconductor structure including a transistor2018
Semiconductor structure including a first transistor and a second transistor2018
Method of forming a device including a floating gate electrode and a layer of fe2018
Semiconductor structure including a transistor having stress creating regions an2017
Method including a formation of a transistor and semiconductor structure includi2017
Semiconductor device with thin-film resistor2017
Temperature independent resistor2017
E-fuse design for high-K metal-gate technology2016