Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Generating a flush vector from a first execution unit directly to every other execution unit of a plurality of execution units in order to block all register updates

Generating a flush vector from a first execution unit directly to every other execution unit of a plurality of execution units in order to block all register updates

US Patent 8082423 · Granted Dec 20, 2011

Estimated economic value: $11,265,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Routing instruction results to a register block of a subdivided register file ba2025
Mobile tobacco receiving station2024
Accelerator architecture on a programmable platform2023
Compaction of architected registers in a simultaneous multithreading processor2023
Processor for avoiding reduced performance using instruction metadata to determi2023
Method, apparatus, and system for memory bandwidth aware data prefetching2023
Processor providing intelligent management of values buffered in overlaid archit2022
Instruction dispatch routing2022
Thread transition management2022
Redistribution of architected states for a processor register file2021
Redistribution of architected states for a processor register file2021
Prioritized instructions in an instruction completion table of a simultaneous mu2021