Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for reducing defects of gate of CMOS devices during cleaning processes by modifying a parasitic PN junction

Method for reducing defects of gate of CMOS devices during cleaning processes by modifying a parasitic PN junction

US Patent 8039338 · Granted Oct 18, 2011

Estimated economic value: $1,986,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Structures for a field-effect transistor that include a spacer structure2025
Variable-speed drive for single-phase asynchronous motors2025
Transistor with phase transition material region between channel region and each2022
FDSOI channel control by implanted high-k buried oxide2020
Three-dimensional transistor with improved channel mobility2019
FDSOI channel control by implanted high-K buried oxide2018
Method of forming a semiconductor device structure using differing spacer widths2018
Performance enhancement in transistors by providing an embedded strain-inducing 2016
Method of forming a semiconductor device structure and such a semiconductor devi2016
Methods of forming a complex GAA FET device at advanced technology nodes2016
Contact geometry having a gate silicon length decoupled from a transistor length2016
Methods for fabricating integrated circuits with semiconductor substrate protect2016