Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Ultra-thin SOI CMOS with raised epitaxial source and drain and embedded SiGe PFET extension

Ultra-thin SOI CMOS with raised epitaxial source and drain and embedded SiGe PFET extension

US Patent 8012820 · Granted Sep 6, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Phase change material including deuterium2025
Graphene/nanostructure FET with self-aligned contact and gate2024
Superconducting circuit provided on an encapsulated vacuum cavity2024
Method for fabricating transistor with thinned channel2024
Vacuum encapsulated Josephson junction2023
Multi-kernel configuration for convolutional neural networks2023
Resistive processing unit cell having multiple weight update and read circuits f2022
Qubits with ion implant Josephson junctions2022
Aggregate adjustments in a cross bar neural network2022
Device isolation using preferential oxidation of the bulk substrate2021
III-V transistor device with self-aligned doped bottom barrier2021
Method for fabricating transistor with thinned channel2021