Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › III-V transistor device with self-aligned doped bottom barrier

III-V transistor device with self-aligned doped bottom barrier

US Patent 10937871 · Granted Mar 2, 2021

Estimated economic value: $2,720,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Phase change material including deuterium2025
Phase-change memory cell with mixed-material switchable region2025
Method for fabricating transistor with thinned channel2024
Direct growth of lateral III-V bipolar transistor on silicon substrate2024
Mitigating moisture driven degradation of silicon doped chalcogenides2024
PCM cell with resistance drift correction2023
Reactivation of a deposited metal liner2023
PCM cell with resistance drift correction2023
Suppressing oxidation of silicon germanium selenium arsenide material2022
Direct growth of lateral III-V bipolar transistor on silicon substrate2021
Device isolation using preferential oxidation of the bulk substrate2021
Non-uniform gate dielectric for U-shape MOSFET2021