Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating transistor with thinned channel

Method for fabricating transistor with thinned channel

US Patent 10937907 · Granted Mar 2, 2021

Estimated economic value: $34,569,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nanowire transistor fabrication with hardmask layers2025
Staggered vertically spaced integrated circuit line metallization with different2025
Capacitor with dual dielectric layers2025
Subtractively patterned interconnect structures for integrated circuits2025
Gate-to-gate isolation for stacked transistor architecture via non-selective die2025
Plug and recess process for dual metal gate on stacked nanoribbon devices2025
Capacitor with an electrically conductive layer coupled with a metal layer of th2025
Gate-all-around integrated circuit structures having germanium-diffused nanoribb2025
Compositional engineering of Schottky diode2025
Compositional engineering of Schottky diode2025
Co-integrated gallium nitride (GaN) and complementary metal oxide semiconductor 2025
Transistor gate trench engineering to decrease capacitance and resistance2025