Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for optimizing scan chains in an integrated circuit that has multiple levels of hierarchy

Method for optimizing scan chains in an integrated circuit that has multiple levels of hierarchy

US Patent 7987400 · Granted Jul 26, 2011

Estimated economic value: $7,667,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic multi-lane degrade capability to facilitate uninterrupted service2025
Error protection analysis of an integrated circuit2025
Method to cure antenna violations in clock network using jumpers2024
Cable pair concurrent servicing2024
Low-latency deserializer having fine granularity and defective-lane compensation2024
Host synchronized autonomous data chip address sequencer for a distributed buffe2023
Low-latency, high-availability and high-speed SerDes interface having multiple s2023
Low latency availability in degraded redundant array of independent memory2023
Address/command chip controlled data chip address sequencing for a distributed m2023
Refresh-hiding memory system staggered refresh2022
Address/command chip synchronized autonomous data chip address sequencer for a d2022
Deep trench capacitor distribution2022