Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low-latency, high-availability and high-speed SerDes interface having multiple synchronization modes

Low-latency, high-availability and high-speed SerDes interface having multiple synchronization modes

US Patent 11646861 · Granted May 9, 2023

Estimated economic value: $3,203,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic grow volume2025
Controlling storage accesses for merge operations2025
Dynamic multi-lane degrade capability to facilitate uninterrupted service2025
Dynamic multi-lane degrade capability to facilitate uninterrupted service2025
Dynamic multi-lane degrade capability to facilitate uninterrupted service2025
Technique to handle insufficient on-chip memory capacity in decompressors2025
Error protection analysis of an integrated circuit2025
Translation support for a virtual cache2024
Dispatching multiply and accumulate operations based on accumulator register ind2024
Systems and apparatuses for promoting communication integrity between patient su2024
Decentralized hot cache line tracking fairness mechanism2024
Running smaller memory-address width program code in a larger memory-address wid2024