Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Error protection analysis of an integrated circuit

Error protection analysis of an integrated circuit

US Patent 12188979 · Granted Jan 7, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Short net pin alignment for routing2025
Dynamic multi-lane degrade capability to facilitate uninterrupted service2025
Enhanced alignment for global placement in a circuit2025
Power staple avoidance for routing via reduction2025
Logical clock connection in an integrated circuit design2025
Dynamic guard band with timing protection and with performance protection2024
Cable pair concurrent servicing2024
Dynamic guard band with timing protection and with performance protection2024
Test space sampling for model-based biased random system test through rest API2024
Region-based power grid generation through modification of an initial power grid2024
Low-latency deserializer having fine granularity and defective-lane compensation2024
Using a shadow copy of a cache in a cache hierarchy2024