Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming collapse chip connection bumps on a semiconductor substrate

Method of forming collapse chip connection bumps on a semiconductor substrate

US Patent 7985622 · Granted Jul 26, 2011

Estimated economic value: $21,887,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Microelectronic device with embedded die substrate on interposer2024
Device and method of very high density routing used with embedded multi-die inte2024
Device and method of very high density routing used with embedded multi-die inte2024
Microelectronic device with embedded die substrate on interposer2024
Embedded multi-die interconnect bridge packages with lithographically formed bum2023
Methods to pattern TFC and incorporation in the ODI architecture and in any buil2023
Substrate patch reconstitution options2023
Device and method of very high density routing used with embedded multi-die inte2022
Microelectronic device with embedded die substrate on interposer2022
Adaptive volume control using speech loudness gesture2022
Natural language processing while sound sensor is muted2021
Embedded multi-die interconnect bridge packages with lithotgraphically formed bu2021