Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Testing functional boundary logic at asynchronous clock boundaries of an integrated circuit device

Testing functional boundary logic at asynchronous clock boundaries of an integrated circuit device

US Patent 7908536 · Granted Mar 15, 2011

Estimated economic value: $6,222,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Built-in self-test for receiver channel2020
Circuit design for balanced logic stress2016
Evaluation of multiple input signature register results2016
Circuit design for balanced logic stress2016
On-chip detection of types of operations tested by an LBIST2015
Isolating failing latches using a logic built-in self-test2015
On-chip detection of types of operations tested by an LBIST2015
Determining chip burn-in workload using emulated application condition2015
Information collection and storage for single core chips to 'N core chips2014
Controlling asynchronous clock domains to perform synchronous operations2012
Controlling asynchronous clock domains to perform synchronous operations2012
Digital thermal sensor test implementation without using main core voltage suppl2011