Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Determining chip burn-in workload using emulated application condition

Determining chip burn-in workload using emulated application condition

US Patent 8943458 · Granted Jan 27, 2015

Estimated economic value: $4,313,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multicomponent module design and fabrication2025
Multicomponent module design and fabrication2025
Processor chip timing adjustment enhancement2025
Long channel and short channel vertical FET co-integration for vertical FET VTFE2024
Load adjusted populations of integrated circuit decoupling capacitors2024
Contacts having a geometry to reduce resistance2024
Through-board power control arrangements for integrated circuit devices2023
Microchip level shared array repair2022
Predetermining separate thermal control points for chips of a multi-chip module2022
Adaptive frequency optimization in processors2022
Long channel and short channel vertical FET co-integration for vertical FET VTFE2022
Enhancement of iso-via reliability2022