Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrating a boolean SAT solver into a router

Integrating a boolean SAT solver into a router

US Patent 7904867 · Granted Mar 8, 2011

Estimated economic value: $2,668,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Predictor-guided cell spreader to improve routability for designs at advanced pr2021
Priori corner and mode reduction2015
Method for modeling an HDL design using symbolic simulation2012
Method for modeling an HDL design using symbolic simulation2012
Multi-mode redundancy removal2012
Method and apparatus for proximate placement of sequential cells2012
Method and apparatus for determining the timing of an integrated circuit design2011
Phase abstraction for formal verification2011
Interconnect-driven physical synthesis using persistent virtual routing2010
Formally proving the functional equivalence of pipelined designs containing memo2010
Method and apparatus for generating a variation-tolerant clock-tree for an integ2009
Abstraction refinement using controllability and cooperativeness analysis2008