Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for determining the timing of an integrated circuit design

Method and apparatus for determining the timing of an integrated circuit design

US Patent 7984405 · Granted Jul 19, 2011

Estimated economic value: $1,748,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Predictor-guided cell spreader to improve routability for designs at advanced pr2021
Concurrent optimization of timing, area, and leakage power2016
Priori corner and mode reduction2015
Look-up based fast logic synthesis2014
Multi-mode redundancy removal2012
Method and apparatus for proximate placement of sequential cells2012
Integrating a boolean SAT solver into a router2011
Interconnect-driven physical synthesis using persistent virtual routing2010
Method and apparatus for generating a variation-tolerant clock-tree for an integ2009
Abstraction refinement using controllability and cooperativeness analysis2008
Abstraction refinement using controllability and cooperativeness analysis2008
Method and Apparatus for Solving Sequential Constraints2008