Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for modeling an HDL design using symbolic simulation

Method for modeling an HDL design using symbolic simulation

US Patent 8306802 · Granted Nov 6, 2012

Estimated economic value: $4,333,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems, methods, and media for assertion-based verification of devices2015
Systems and methods for generating predicates and assertions2012
Method and apparatus for simulating behavioral constructs using indeterminate va2012
Method and apparatus for simulating behavioral constructs using indeterminate va2011
Methods for automatically generating assertions2011
Integrating a boolean SAT solver into a router2011
Integrating a boolean SAT solver into a router2011
Phase abstraction for formal verification2011
Phase abstraction for formal verification2008
Method and apparatus for solving constraints2007
Latch modeling technique for formal verification2007
Latch modeling technique for formal verification2007