Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for creating tensile strain by selectively applying stress memorization techniques to NMOS transistors

Method for creating tensile strain by selectively applying stress memorization techniques to NMOS transistors

US Patent 7897451 · Granted Mar 1, 2011

Estimated economic value: $8,863,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dual metal gate structures on nanoribbon semiconductor devices2025
Source/drain regions in integrated circuit structures2025
Integrated circuit structures with gate cuts above buried power rails2025
Structures for a field-effect transistor that include a spacer structure2025
Gate spacing in integrated circuit structures2025
Self-aligned lateral contacts2025
Transistor arrangements with stacked trench contacts and gate straps2025
Stacked vias with bottom portions formed using selective growth2025
Device contact sizing in integrated circuit structures2025
Contact over active gate structures with tapered gate or trench contact for adva2025
Use of a placeholder for backside contact formation for transistor arrangements2024
Buried power rails with self-aligned vias to trench contacts2024